

Radars FMCW estilo Nestransverter

Parte 0

Daniel Estévez EA4GPZ

7 marzo 2026
Micromeet 2026, Guadarrama

NESTRANSVERTERS


Instant microwaves.

Just add solder !


MICROMEET – 2025
L. Cupido - CT1DMK

“Le superflu, chose très nécessaire” Voltaire

Introducción al radar FMCW



EI ADALM-PHASER más en detalle





NOTES

1. RED ARE THE TYPICAL EXPECTED FREQUENCIES OF THAT NODE.
2. GREEN ARE THE TYPICAL RF POWER OF THAT NODE.

Diagrama de bloques del Nestransverter

*Lets go Step by Step, piece by piece.
Suggestions:*

DPDT Relay,
TQ2/Panasonic.
Small, Cheap, good for
144 and 432MHz IF



Atenuator, Just resistors.
Any shape is fine. Small
connections if at 432MHz IF



Local Oscillator, a single chip
PLL demo board. Low cost
CN manufacture.




Nestransverter original (transverter para 10.368 GHz):

- LO 2.556 GHz (ADF4351)
- Doblador LO 5.112 GHz
- IF 144 MHz
- Mixer armónico: $2 \times 5.112 \text{ GHz} + 144 \text{ MHz} = 10.368 \text{ GHz}$

Radar FMCW 10 - 10.5 GHz:

- LO 4.2 - 4.45 GHz
- IF 1.6 GHz (no es crítico: podría ser cualquier cosa entre 1 y 3 GHz)
- Mixer armónico: $2 \times [4.2, 4.45] \text{ GHz} + 1.6 \text{ GHz} = [10, 10.5] \text{ GHz}$

Selección de componentes




ADALM-PHASER:

- ADF4159: sintetizador hasta 13 GHz, 19€
- HMC735: VCO 10.5-12.2 GHz (con salida /4), 17 dBm, 56€
- AD8065: opamp 145 MHz, single supply, rail-to-rail, low noise, 5€

Mi radar:

- ADF4158: sintetizador hasta 6.1 GHz, 13€
- HMC319: VCO 3.9-4.45 GHz, 5 dBm, 19€
- AD8065: coincidencia. El más razonable en la librería de ADIsimPLL



- Parámetros: ancho de banda $B = 500$ MHz, periodo de chirp T , frecuencia de portadora $f_c = 10.25$ GHz.
- Resolución de distancia $\approx c/(2B) = 0.3$ m.
- Ambigüedad de Doppler $|f_d| \leq 1/(2T)$. Para $v = 250$ m/s (900 km/h), el Doppler es $f_d = f_c v/c = 8.5$ kHz, así que tenemos $T \leq 60$ μ s.
- Distancia máxima $\approx cT/4$ (50% superposición en chirp TX y RX). Esto es 4.5 km con $T = 60$ μ s.
- Nota: con un SDR con ancho de banda B_{SDR} solamente podemos observar simultáneamente un rango de distancias de $cTB_{\text{SDR}}/(2B)$. Con $B = 61.44$ Msps, tenemos 1.1 km de rango simultáneo.

Diseño del filtro del PLL: ADIsimPLL

System


- Reference**
 - custom
 - Frequency: 10.0MHz
 - Phase Noise: Point / Floor
 - PN Floor: -159 dBc/Hz
 - Phase Noise at frequency: -128 dBc/Hz
 - at frequency: 100 Hz
 - Flicker Corner: 0Hz
- VCO**
 - HMC391LP4E
 - Tuning Law: Table
 - Input Cap.: 5.20pF
 - Phase Noise: Point / Floor
 - PN Floor: -160 dBc/Hz
 - Phase Noise at frequency: -106 dBc/Hz
 - at frequency: 100kHz
 - Flicker Corner: 0Hz
- Chip**
 - ADF4158
 - Mode: Normal
 - Main Divider**
 - Prescaler P: 8
 - Min ctg div.: 75
 - Counter Bits: Not Used
 - Min value: 75
 - Max Freq.: 6.10GHz
 - Max PS Out Freq.: 763MHz
 - Min Freq.: 0Hz
 - Ref Divider**
 - Counter Bits: Not Used
 - Min value: 0.500
 - Max Freq.: 250MHz
 - Min Freq.: 0Hz
 - Phase Detector**
 - Charge Pump
 - Rset: 5.10k
 - CP Current: 313uA
 - Polarity: positive
 - Leakage: 0A
 - AB Pulse: 3.00ns
 - Vp: 3.00 V
 - Vmin: 0V
 - Vmax: 3.00 V
 - Max Freq.: 32.0MHz
 - PN Floor: -216 dBc/Hz
 - 1,f PN@10k Hz: -110 dBc/Hz
 - IBS (n band): Not Used
 - SDM Order: 3

Notes:

1. LFCSF pin numbers shown
2. AVdd Analog Power supply
3. DVdd Digital Power Supply
4. Vp Charge Pump power supply
5. AVdd = DVdd, Vp = DVdd, AVdd
6. Consult manufacturer's data sheet for full details

Components | Frequency | Time Domain | **Schematic** | Report


- Min value	0.500
- Max Freq.	250MHz
- Min Freq.	0Hz
Phase Detector	Charge Pump
- Rset	5.10k
- CP Current	313uA
- Polarity	positive
- Leakage	0A
- AB Pulse	3.00ns
- Vp	3.00 V
- Vmin	0V
- Vmax	3.00 V
- Max Freq.	32.0MHz
- PN Floor	-216 dBc/Hz
- 1/f PN@10kHz	-110 dBc/Hz
- IBS (in band)	Not Used
- SDM Order	3
Lock Detect	Dig. Filter
Speedup Mode	None
Loop Filter	CPA_AmpSWR1
- Specify:	Components
- Loop Bandwidth	19kHz
- Phase Margin	45.9 deg
- Zero Loc.	80.0kHz
- Pole (R2C3)	637kHz
- Pole (R1C1)	2.17MHz
Op Amp	AD8065
- Voltage Noise	7.00nV/Hz
- Current Noise	6e-16A/Hz
- Offset Voltage	400uV
- Offset Current	1.00pA
- Bias Current	2.00pA
- V Max	10.0 V
- V Min	0V
R1	5.10k
R1a	1.80k
C1	56.0pF
C2	390pF
R2	1.00k
C3	68.0pF
R3	1.00k
R4	2.00k
Lock Detect	Dig. Filter
FreqDomain	
TimeDomain	




- Notes:
1. LFCSF pin numbers shown
 2. AVdd Analog Power supply
 3. DVdd Digital Power Supply
 4. Vp Charge Pump power supply
 5. AVdd = DVdd, Vp = DVdd, AVdd
 6. Consult manufacturer's data sheet for full details

Min value	0.500
Max Freq.	250MHz
Min Freq.	0Hz
Phase Detector	Charge Pump
Rset	5.10k
CP Current	313uA
Polarity	positive
Leakage	0A
AB Pulse	3.00ns
Vp	3.00 V
Vmin	0V
Vmax	3.00 V
Max Freq.	32.0MHz
PN Floor	-216 dBc/Hz
1/f PN@10k:Hz	-110 dBc/Hz
IBS (in band)	Not Used
SDM Order	3
Lock Detect	Dig. Filter
Speedup Mode	None
Loop Filter	CPA_AmpSWR1
Specify:	Components
Loop Bandwidth	199k:Hz
Phase Margin	45.9 deg
Zero Loc.	80.0k:Hz
Pole (R2C3)	637k:Hz
Pole (R1C1)	2.17MHz
Op Amp	AD8065
Voltage Noise	7.00nV/Hz
Current Noise	6e-16A/Hz
Offset Voltage	400uV
Offset Current	1.00pA
Bias Current	2.00pA
V Max	10.0 V
V Min	0V
R1	5.10k
R1a	1.80k
C1	56.0pF
C2	390pF
R2	1.00k
C3	68.0pF
R3	1.00k
R4	2.00k
Lock Detect	Dig. Filter
FreqDomain	
TimeDomain	


Open Loop Gain at 4.35GHz




Closed Loop Gain at 4.35GHz




Phase Noise at 4.35GHz






Leakage Spurs at 4.35GHz



FM Response at 4.35GHz



Loop Bandwidth	150kHz
Phase Margin	45.9 deg
Zero Loc.	80.0kHz
Pole (R2C3)	637kHz
Pole (R1C1)	2.17MHz
Op Amp	AD8065
Voltage Noise	7.00nV/Hz
Current Noise	6e-16A/Hz
Offset Voltage	400uV
Offset Current	1.00pA
Bias Current	2.00pA
V Max	10.0 V
V Min	0V
R1	5.10k
R1a	1.80k
C1	56.0pF
C2	390pF
R2	1.00k
C3	68.0pF
R3	1.00k
R4	2.00k
<input checked="" type="checkbox"/> Lock Detect	Dig. Filter
<input checked="" type="checkbox"/> FreqDomain	
<input checked="" type="checkbox"/> TimeDomain	
Type	Modulation
Frequency	4.20GHz
Stop Time	124us
Max Time Step	2.50ns
Modulation	Sawtooth
Ramp Dev	250MHz
DEV	25600
DEV_OFFSET	5
Mod. Period	61.3us
CLK1	2
CLK2	1
N Steps	512
Mod. Freq.	16.3132kHz
Ramp Delay	enable
Clock Source	Fpd
Delay Start Work	200
Delay	10.0us
Ramp FSK	disable
Ramp Analysis	ON
Ramp No.	2
Skip Start	2
Skip End	0



Chirp Analysis

Tstart = 61.5us, Tstop = 113us


Set Chirp Rate: 4.8828MHz/us

Results of Linear Regression:

Chirp Rate: 4.8979MHz/us, error: 15.1kHz/us

Freq. Deviation from linear:

RMS: 439kHz Peak: 2.45MHz



Diseño de la PCB

- Diseño inicial en 2 capas, siguiendo stackup recomendado por Alex EA4BFBK.
- Rediseño en 4 capas por casi unanimidad popular.
- Stackup FR4 controlado en impedancia de JLCPCB.
- CPWG de 0.37 mm de ancho: match razonable para componentes 0402 (ancho 0.5 mm).
- Coste de fabricación: \$7.10 por 5 PCBs (coste real con descuentos y envío 3.36€).
- Coste de BOM unos 50-60€.


2) JLC04161H-7628 Stackup

Layer	Material Type	Thickness	
Top Layer	Copper	0.035mm	
Prepreg	7628*1	0.21040mm	
Inner Layer L2	Copper	0.0152mm	1.1mm H/HOZ with copper
Core>	Core	1.065mm	
Inner Layer L3	Copper	0.0152mm	
Prepreg	7628*1	0.21040mm	
Bottom Layer	Copper	0.035mm	

The screenshot displays four panels from a PCB design tool:

- Geometry Information:** Shows a cross-section of the PCB stackup with layers labeled L1, L2, L3, and L4. Dimensions for prepreg and core are visible.
- Dielectric Information:** Shows Dielectric Height (H) set to 0.2104 mm and Dielectric Constant (ER) set to 4.4.
- Trace Information:** Shows Trace Width (W) set to 0.3658 mm, Trace Thickness (T) set to 0.035 mm, and Coplaner Spacing (CS) set to 0.5 mm.
- Impedance Output:** Shows Target SE Impedance (Z0) set to 50 Ohms and Calculated SE Impedance (Z0) calculated as 50.8806 Ohms.

PCB ensamblada a mano




Próximos pasos

- Diseño mezclador armónico: menor ratio IF/LO require mejor filtrado.

MIXER & ANTENNA




All Capacitors 0603
All Inductors 0603



HARMONIC MIXER

$$10.368 \times 2 = (2 \times 5.112) = 144 \text{ MHz}$$

All components soldered
in the same point, as a star.



- Amplificación y distribución LO:
 - El PCB del LO da -1 dBm (supuestamente)
 - Se necesita distribuir el LO a 2 mixers: TX y RX
 - ¿Cuál es la potencia de LO óptima para el mixer?
- ¿Supresión de banda lateral indeseada?
 - El Nestransverter original también transmite/recibe en $2 \times 5.112 \text{ GHz} - 144 \text{ MHz} = 10.08 \text{ GHz}$.
 - El radar FMCW también transmite/recibe en $2 \times [4.2, 4.45] \text{ GHz} - 1.6 \text{ GHz} = [6.8, 7.3] \text{ GHz}$.
 - ¿Es el probe y la guía de ondas suficiente atenuación en 7.3 GHz (por ejemplo con WR-75) o se necesita un filtro de 10 GHz en TX?